Your browser has javascript turned off or blocked. This will lead to some parts of our website to not work properly or at all. Turn on javascript for best performance.

The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Portrait of Erik Lind; Photo: Kennet Ruona

Erik Lind

Professor, Coordinator Nanoelectronics & Nanophotonics

Portrait of Erik Lind; Photo: Kennet Ruona

Heterostructure Barriers in Wrap Gated Nanowire FETs

Author

  • Linus Fröberg
  • Carl Rehnstedt
  • Claes Thelander
  • Erik Lind
  • Lars-Erik Wernersson
  • Lars Samuelson

Department/s

  • Solid State Physics
  • Department of Electrical and Information Technology

Publishing year

2008

Language

English

Pages

981-983

Publication/Series

IEEE Electron Device Letters

Volume

29

Issue

9

Document type

Journal article (letter)

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Condensed Matter Physics
  • Electrical Engineering, Electronic Engineering, Information Engineering

Status

Published

Research group

  • Nano

ISBN/ISSN/Other

  • ISSN: 0741-3106