Your browser has javascript turned off or blocked. This will lead to some parts of our website to not work properly or at all. Turn on javascript for best performance.

The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here:

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Portrait of Erik Lind; Photo: Kennet Ruona

Erik Lind

Professor, Coordinator Nanoelectronics & Nanophotonics

Portrait of Erik Lind; Photo: Kennet Ruona

Self-aligned, gate-last process for vertical InAs nanowire MOSFETs on Si


  • Martin Berg
  • Karl-Magnus Persson
  • Olli-Pekka Kilpi
  • Johannes Svensson
  • Erik Lind
  • Lars-Erik Wernersson

Summary, in English

In this work, we present a novel self-aligned gate-last fabrication process for vertical nanowire metal-oxide-semiconductor field-effect transistors. The fabrication method allows for exposure dose-defined gate lengths and a local diameter reduction of the intrinsic channel segment, while maintaining thicker highly doped access regions. Using this process, InAs nanowire transistors combining good on-and off-performance are fabricated demonstrating Q = gm,max/SS = 8.2, which is higher than any previously reported vertical nanowire MOSFET.


  • Department of Electrical and Information Technology
  • NanoLund

Publishing year





Technical Digest - International Electron Devices Meeting, IEDM



Document type

Conference paper


Institute of Electrical and Electronics Engineers Inc.


  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

61st IEEE International Electron Devices Meeting, IEDM 2015

Conference date

2015-12-07 - 2015-12-09

Conference place

Washington, United States




  • ISBN: 9781467398930