Your browser has javascript turned off or blocked. This will lead to some parts of our website to not work properly or at all. Turn on javascript for best performance.

The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here: https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Portrait of Erik Lind; Photo: Kennet Ruona

Erik Lind

Professor, Coordinator Nanoelectronics & Nanophotonics

Portrait of Erik Lind; Photo: Kennet Ruona

Characterization of Border Traps in III-V MOSFETs Using an RF Transconductance Method

Author

  • Sofia Johansson
  • Jiongjiong Mo
  • Erik Lind

Summary, in English

The significant defect-induced increase in transconductance at high frequencies in some III-V MOSFETs is utilized to reveal the spatial distribution and energy profile of traps in the gate dielectric. The frequency response of the border traps is modeled as a distributed RC network inserted in the small signal model. Surface-channel InGaAs MOSFETs with Al2O3/HfO2 high-k gate dielectric are evaluated; especially the effects of inserting an InP cap layer in the gate stack.

Department/s

  • Department of Electrical and Information Technology

Publishing year

2013

Language

English

Pages

53-56

Publication/Series

2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)

Document type

Conference paper

Publisher

IEEE - Institute of Electrical and Electronics Engineers Inc.

Topic

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

43rd Conference on European Solid-State Device Research

Conference date

2013-09-16 - 2013-09-20

Status

Published

ISBN/ISSN/Other

  • ISSN: 1930-8876